

9 drain region of said vertical MOS transistor with said drain region having said first conductivity
10 type and said channel region having a second conductivity type which is P-type if said first
11 conductivity type is N-type and is N-type if said first conductivity type is P-type, said substrate
12 forming a source region of said first conductivity type of said vertical MOS transistor, said
13 source regions having a junction with said channel region, and wherein a well with one or
14 more walls is etched vertically into said substrate through said channel and drain regions and
15 at least partially into said source region such that said drain exists on at least two sides said
16 well and forms at least a portion of at least two walls of said well, said well having a floating
17 gate of conductive material formed therein which is self aligned to not extend laterally beyond
18 edges of said well and covers all vertical surfaces of said well, said edges of said well being
19 defined by said one or more walls of said well, and said self aligned floating gate insulated
20 from said channel and drain regions and said substrate by a self aligned layer of insulating
21 material, said floating gate being laterally adjacent to at least said portion of said wall of said
22 well formed by said channel region of said vertical MOS transistor such that differing levels of
23 trapped charge in said floating gate affects the conductivity of said channel region and a
24 threshold of said nonvolatile memory cell in the form of a vertical MOS transistor;

25 a word line contact which also functions as a control gate of said nonvolatile memory
26 cell comprising a layer of conductive material formed on said substrate so as to extend
27 vertically down into said well and lie laterally adjacent to said floating gate but be insulated
28 therefrom by an insulation layer such that voltage applied to said control gate affects the
29 charge on said floating gate;

30 a spacer insulating layer formed on top and side surfaces of said word line contact,
31 with an edge of said spacer insulating layer defining an inner edge of a contact hole to said
32 drain region, said inner edge being an edge of said contact hole closest to said well; and

33 a self aligned bit line and contact to the drain area of said vertical MOS transistor,
34 said self aligned bit line comprising a layer of conductive material formed on said substrate so
35 as to be in electrical contact with said drain regions on two sides of said well of said vertical

36 MOS transistor via self aligned contact holes.

1 2. (Clean) A substructure of a vertical MOS transistor forming part of a nonvolatile
2 memory cell comprising:

3 a semiconductor substrate having a top surface which extends in a lateral direction
4 and a thickness which extends in a vertical direction and having a drain region of a first
5 conductivity type formed therein and suitable to act as a drain of a vertical MOS transistor;

6 a buried layer channel region in said semiconductor substrate doped so as to have a
7 second conductivity type having the majority of charge carriers therein of a different polarity
8 than said first conductivity type and suitable to act as a channel of a vertical MOS transistor
9 formed in said substrate;

10 a source region of said semiconductor substrate below said channel region, said
11 source region being doped so as to have said first conductivity type and suitable to act as a
12 source of a vertical MOS transistor;

13 a well etched vertically into said semiconductor substrate, said well having one or
14 more side walls and being deep enough to penetrate through said drain region and channel
15 region such that said drain region and said channel region are on two sides of said well and
16 and said well extending at least partially into said source region such that at least some
17 portions of said one or more walls of said well are defined by intersections with said source,
18 drain and channel regions;

19 an insulating layer covering the bottom of said well;

20 a gate insulating layer formed on said one or more sidewalls of said well;

21 a self aligned floating gate formed without using any critical mask comprising a
22 conductive material formed within said well on said gate insulating layer on each wall of said
23 well but formed so as to not extend beyond said one or more walls of said well and
24 positioned laterally adjacent to the intersection of said one or more side walls and said
25 channel region such that trapped charge in said floating gate affect the conductivity of said

26 channel regions and a threshold of said vertical MOS transistor, where a critical mask is
 27 defined as a mask which requires close alignment to registration marks so as to cause close
 28 alignment between different structures on an integrated circuit;
 29 an insulating layer formed over said self aligned floating gate so as to electrically
 30 isolate said floating gate from all surrounding structures; and
 31 a word line comprising conductive material deposited so as to extend into said well far
 32 enough to lie laterally adjacent to said floating gate so as to form a control gate of a vertical
 33 MOS transistor nonvolatile EEPROM or EPROM memory cell structure.

*Fi
cont*

1 3. (Clean) A nonvolatile memory cell array comprising:
 2 a semiconductor substrate having a top surface which extends laterally and having a
 3 depth which extends vertically;
 4 an array of nonvolatile memory cells arranged as a plurality of nonvolatile
 5 memory cells arranged into rows having a longest axis along which said nonvolatile
 6 memory cells are spaced and columns having a long axis along which said
 7 nonvolatile memory cells are spaced, and wherein each nonvolatile memory cell in
 8 each row shares a common drain region with a neighboring memory cell to the left in
 9 said row and shares a common drain region with a neighboring memory cell to the
 10 right in said row, and wherein each drain region in each row is contacted by a bit line
 11 through a self aligned contact window, and wherein each memory cell in a column
 12 shares a word line which also acts as a control gate at the location of each memory
 13 cell, and wherein each said nonvolatile memory cell in said array is comprised of:
 14 a nonvolatile EEPROM or EPROM memory cell which is formed using
 15 a vertical MOS transistor (hereafter just referred to as a vertical MOS transistor
 16 or nonvolatile memory cell), comprising:
 17 a vertical MOS transistor formed by a first layer of said
 18 substrate of N-type conductivity forming a drain region of said vertical

19 MOS transistor, a second layer of said substrate of P-type
20 conductivity and vertically adjacent to and beneath said first layer
21 relative to said top surface of said substrate so as to form a channel
22 region of said vertical MOS transistor, and a third layer of said
23 substrate of N-type conductivity within said substrate and vertically
24 adjacent to and beneath said second layer relative to said top
25 surface of said substrate so as to form a source region of said vertical
26 MOS transistor, said substrate also having a well vertically etched
27 therein so as to penetrate through said first and second layers and at
28 least partially through said third layer such that said well has a drain
29 region on at least two sides thereof, said drain regions being under
30 said bit line of the row in which said vertical MOS transistor is formed,
31 said well having at least a portion of the wall or walls thereof formed
32 by the intersection of said well with said drain and channel regions,
33 and said well having a floating gate of conductive material formed
34 therein which is self aligned by virtue of having been formed without
35 the use of a critical mask so as to form an annulus with conductive
36 material of said floating gate on each vertical wall of said well and
37 formed so as to not extend laterally beyond the wall or walls of said
38 well, said floating gate including at least a portion thereof which lies
39 laterally adjacent to said portion of said wall or walls of said well
40 formed by the intersection of said well with said channel region such
41 that trapped charge in said floating gate affects the conductivity of
42 said channel regions and a threshold of said vertical MOS transistor,
43 said floating gate being insulated by a layer of gate insulating
44 material from said first, second and third layers, where a critical mask
45 is defined as a mask which requires close alignment to registration

46 marks so as to cause close alignment between different structures on
47 an integrated circuit;

48 a portion of said word line acting as a control gate of said
49 nonvolatile memory cell, said control gate comprising a layer of
50 conductive material formed so as to extend down into said well and
51 have at least a portion thereof which is laterally adjacent to said
52 floating gate but insulated therefrom by an insulation layer so as to
53 act as said control gate for said vertical MOS transistor;

54 a self aligned drain contact formed from a portion of said bit
55 line for a row of said array in which said vertical MOS transistor is
56 formed, said bit line comprising a layer of conductive material formed
57 above said top surface of said substrate and passing over each said
58 nonvolatile memory cell in said row of said array in which said
59 nonvolatile memory cell is formed and filling self aligned drain contact
60 windows on each side of said well in a row of which said vertical MOS
61 transistor is a part so as to be in electrical contact with said shared
62 drain regions of each side of said well in a row of which said vertical
63 MOS transistor is a part; and

64 a spacer layer of insulating material insulating said word line
65 from said bit line and wherein portions of said spacer layer insulating
66 outer edges of said word line which forms a control gate of said
67 nonvolatile memory cell define the inner edge of said self aligned
68 drain contact window on each side of said well in a row of which said
69 nonvolatile memory cell is a part, said inner edge of said self aligned
70 contact windows being defined as the edges closest to said well, and
71 wherein said outer edges of said word line are defined as edges of
72 said word line farthest from a center of said well along said longest

7 3 axis of a row of said array of which said nonvolatile memory cell is a
 7 4 part.

1 4. (Clean) The apparatus of claim 3 wherein said bit line is formed above said first
 2 layer so as to be above the top surface of said substrate and passes over said word lines at
 3 the location of each said nonvolatile memory cell and wherein said self aligned contact
 4 windows extend from said outer edge of each word line to the closest outer edge of an
 5 adjacent word line, where an adjacent word line is defined as a word line in an immediately
 6 adjacent column of said array, the structure of said self aligned drain contact windows
 7 thereby being such that each said bit line of a row of said array contacts each said first layer
 8 shared drain region at all points that form a top surface of said first layer between said spacer
 9 layers of insulating material that insulate said outer edges of said adjacent word lines.

Please add a new claim 7 as follows (these claims were added and paid for in the first
 response to this office action and are repeated here for convenience and may be amended
 as marked in the appendix):

1 7. (Clean) A vertically integrated nonvolatile memory MOS transistor formed along a
 2 long axis of a row of nonvolatile memory transistors in a memory array, comprising:
 3 a substrate having a top surface that extends horizontally and a depth which
 4 extends vertically and which is doped to have a first conductivity type and having
 5 an active area therein doped to a second conductivity type and a conductivity level
 6 suitable to act as a source region of a vertically integrated MOS nonvolatile memory
 7 transistor;
 8 a buried channel region in said active area doped to have said first
 9 conductivity type and a conductivity suitable to act as a channel region of said
 10 vertically integrated MOS nonvolatile memory transistor;
 11 a drain region in said active area doped to have said second conductivity

PATENT

12 type and a conductivity suitable to act as a drain region of said vertically integrated
13 MOS nonvolatile memory transistor;
14 a well etched vertically down through said drain and channel regions and at
15 least partially into said source region so as to have a drain region on at least two
16 sides of said well which are orthogonal to said long axis;
17 an gate insulation layer formed on the walls of said well and an insulating
18 layer on a floor of said well;
19 a self aligned conductive floating gate formed on all walls of said well without
20 using any critical mask so as to form an annulus and formed so as to never extend
21 outside said walls of said well and formed on said gate insulation layer such that all
22 portions of the walls of said well that intersect said channel region are horizontally
23 adjacent said floating gate such that trapped charge on said floating gate can alter
24 the conductivity of said channel region and the threshold of said vertically integrated
25 MOS nonvolatile memory transistor, where a critical mask is defined as a mask which
26 requires close alignment to registration marks so as to cause close alignment
27 between different structures on an integrated circuit;
28 an intergate insulation layer formed on said floating gate suitable to insulate
29 said floating gate from all surrounding conductive structures;
30 a conductive control gate formed in said well so as to be horizontally adjacent
31 to said floating gate such that a first potential applied to said control gate causes
32 charges to tunnel into said floating gate and a second potential applied to said
33 control gate causes charges to tunnel out of said floating gate, said control gate
34 extending up to and making contact with or being part of a conductive word line
35 formed across said top surface of said substrate;
36 a control gate insulating layer which insulates the top of said word line and
37 one or more spacer insulation layers which insulate the sides of said word line the
38 outer edges of said spacer insulation layer defining the inner edges of a self aligned

39 contact hole to said drain region on each side of said well along said long axis of said
40 row of said nonvolatile memory transistors in an array, said outer edges being defined
41 as the edges farthest from the center line of said well in a direction along said long
42 axis of said row;

43 two self aligned contact windows which are etched so as to be self aligned to
44 said outer edges of said spacer insulation layers and which open said drain region to
45 electrical contact on each side of said well along said long axis of said row; and

46 a conductive bit line formed across said top surface of said substrate along
47 said long axis of said row so as to make contact with said drain region through each
48 of said two self aligned contact windows.

248
F cont

1 8. (Clean) The apparatus of claim 1 wherein said N-type and P-typed doped layers in
2 said substrate forming said channel region and said drain regions are formed without using
3 any mask or only using non critical masks where non critical masks are defined as masks
4 which are used to do only very loose alignment between layers.

1 9. (Clean) The apparatus of claim 1 wherein said nonvolatile memory cell is formed
2 with a process which simultaneously forms PMOS and NMOS devices on the same substrate
3 as said nonvolatile memory cell but forms said PMOS and NMOS devices in different active
4 areas from an active area in which said nonvolatile memory cell is formed, and wherein said
5 source, channel and drain regions of said nonvolatile memory cell are formed with said
6 process which simultaneously forms said PMOS and NMOS devices and are formed while
7 said active areas of said PMOS and NMOS devices are covered by an insulation layer.

1 10. (Clean) In a vertically integrated nonvolatile memory cell structure formed using a
2 vertical well that penetrates doped drain and channel regions and into a source region of a
3 substrate such that said doped drain and channel regions are adjacent to at least two sides

of said well, said two sides being sides orthogonal to a long axis of a row of nonvolatile memory cells in an array of nonvolatile memory cells of which said vertically integrated nonvolatile memory cell structure is a part, said vertical well having a top edge defined by the intersection of vertical walls of said well with a top surface of said drain region and having a bottom, a self aligned floating gate substructure comprising:

a self aligned floating gate insulating material layer on said vertical walls of said well which does not ever extend above said top edge of said well;

an insulating layer on said bottom of said well;

a self aligned floating gate conductor material formed on said self aligned floating gate insulating material so as to form an annulus that covers all vertical walls of said well as so as to not ever extend above said top edge of said vertical well, said self aligned floating gate conductor material formed without using a critical mask, , where a critical mask is defined as a mask which requires close alignment to registration marks so as to cause close alignment between different structures on an integrated circuit.

11. (Clean) The apparatus of claim 10 further comprising a self aligned layer of silicon dioxide/nitride/silicon dioxide (hereafter ONO) covering said self aligned floating gate conductor material, and a doped polysilicon conductor control gate covering said ONO layer, said control gate extending above said top edge of said well, and a layer of silicon dioxide insulator covering a top surface of said control gate and self aligned spacer layers of silicon dioxide insulating side edges of said control gate, said ONO layer being self aligned so as to not extend horizontally beyond said side edges of said control gate.

12. (Clean) The apparatus of claim 11 wherein said self aligned floating gate insulating material layer, said insulating layer on said bottom of said well, said self aligned floating gate conductor material, said self aligned control gate and said self aligned ONO

layer all are formed without using a critical mask, , where a critical mask is defined as a mask which requires close alignment to registration marks so as to cause close alignment between different structures on an integrated circuit.

13 . (Clean) The apparatus of claim 10 wherein said self aligned floating gate substructure is formed by the following process:

forming a vertical well by etching vertically through a layer of silicon dioxide (hereafter oxide) covering a top surface of said substrate of semiconductor material, and etching vertically down into said substrate through said doped drain and channel regions and into said source region;

depositing a layer of nitride insulator on the bottom of said well and on pad oxide formed on vertical side walls of said well and on horizontal surfaces of an insulating layer over said drain region;

anisotropically etching said nitride back from all horizontal surfaces to leave nitride only on said vertical walls of said well;

growing a layer of oxide on said bottom of said well;

wet etching said nitride off said vertical walls of said well to expose said pad oxide;

growing said self aligned floating gate insulating material layer only on said vertical walls of said well since the bottom of said well is already covered by an oxide layer and a top surface of said substrate is also already covered by an oxide layer;

depositing a layer of doped polysilicon over said substrate and into said well to cover said vertical walls and bottom of said well;

forming a self aligned floating gate without using a mask by etching back said doped polysilicon from all horizontal surfaces thereby removing all doped polysilicon from a top surface of said oxide layer which covers said top surface of said substrate and said bottom of said vertical well and leaving doped polysilicon on all vertical walls

24 of said well.

1 14. (Clean) The apparatus of claim 11 wherein said self aligned floating gate
2 substructure, said self aligned control gate and said self aligned ONO layer are formed by the
3 following process:

4 1) forming a vertical well by etching vertically through a layer of silicon dioxide
5 (hereafter oxide) covering a top surface of said substrate of semiconductor material,
6 and etching vertically down into said substrate through said doped drain and channel
7 regions and into said source region;

8 2) depositing a layer of nitride insulator on the bottom of said well and on pad
9 oxide formed on vertical side walls of said well and on horizontal surfaces of an
10 insulating layer over said drain region;

11 3) anisotropically etching said nitride back from all horizontal surfaces to leave
12 nitride only on said vertical walls of said well;

13 4) growing a layer of oxide on said bottom of said well;

14 5) wet etching said nitride off said vertical walls of said well to expose said
15 pad oxide;

16 6) growing said self aligned floating gate insulating material layer only on said
17 vertical walls of said well since the bottom of said well is already covered by an oxide
18 layer and a top surface of said substrate is also already covered by an oxide layer;

19 7) depositing a layer of doped polysilicon conductor over said substrate and
20 into said well to cover said vertical walls and bottom of said well;

21 8) forming a self aligned floating gate without using a critical mask by etching
22 back said doped polysilicon from all horizontal surfaces thereby removing all doped
23 polysilicon from a top surface of said oxide layer which covers said top surface of said
24 substrate and said bottom of said vertical well and leaving doped polysilicon on all
25 vertical walls of said well, where a critical mask is defined as a mask which requires

26 close alignment to registration marks so as to cause close alignment between
27 different structures on an integrated circuit;

28 9) forming a layer of silicon dioxide insulator covered by a layer of nitride
29 insulator covered by another layer of silicon dioxide insulator (hereafter ONO) over
30 said oxide layer covering said top surface of said substrate, said ONO layer
31 extending down into said vertical well and covering said self aligned floating gate;

32 10) depositing over said ONO layer a second layer of doped polysilicon
33 conductor from which said self aligned control gate will be formed;

34 11) growing a layer of oxide over said second layer of doped polysilicon;

35 12) using a non critical mask to etch away portions of said second layer of
36 doped polysilicon to define lateral extents of said self aligned control gate above said
37 top surface of said substrate leaving said layer of oxide on a top surface of said
38 control gate;

39 13) depositing a layer of oxide over said surface of said substrate and
40 covering said control gate's vertical side walls;

41 14) anisotropically etching back said layer of oxide deposited in step 13 to
42 remove oxide only from horizontal surfaces and leaving spacer oxide only on vertical
43 side walls of said polysilicon of said control gate and word line thereby defining outer
44 edges of said spacer oxide layer where said outer edges are edges of said spacer
45 oxide layer which are farthest from a centerline of said well in a direction along said
46 long axis of said row;

47 15) using a non critical mask to define the lateral extents of contact holes to
48 said drain region etching through said ONO layer formed in step 9 and said oxide
49 layer covering said top surface of said substrate to self align said ONO layer to the
50 lateral extents of said control gate and leave two contact holes to said drain regions
51 adjacent to said two side of said well which are orthogonal to said long axis of said
52 row of nonvolatile memory cells in said array of nonvolatile memory cells, said contact